This topic contains 0 replies, has 0 voices, and was last updated by  EduGorilla 1 year, 11 months ago.

  • Author
    Posts
  • #1440491 Reply
     EduGorilla 
    Keymaster
    Select Question Language :


    Suppose that a datapath is built with the following latencies:
    Instruction memory = 1200ps
    Register file read = 130ps
    ALU = 600ps
    Data memory = 800ps
    Register file write = 400ps
    All other components = 0ps.

    Assuming an average CPI of 1.4 cycles, calculate the speedup of the pipelined implementation over the single-cycle implementation ?

    Options :-

    1. 3.2
    2. 2
    3. 2.6
    4. 1.4
    Post your Training /Course Enquiry
    Are You looking institutes / coaching center for
    • IIT-JEE, NEET, CAT
    • Bank PO, SSC, Railways
    • Study Abroad
    Select your Training / Study category
Reply To: Suppose that a datapath is built with the following latencies: Instruction memory = 1200ps Register ….
Your information:




Verify Yourself




Log in with your credentials

or    

Forgot your details?

Create Account